


- 1) On vérifie qu'on a le bon câble USB !!! Important car la première fois j'ai passé 2 heures à chercher pourquoi je n'arrivais pas à connecter STM32CubeProgrammer à la carte NUCLEA-H755ZI-Q... Mon câble semblait correct mais ne contenait que les connexion d'alimentation !
- 2) On regarde ce qui est indiqué ici et l'on voit que la carte est détectée, le port SWD en mode normal à la fréquence de 24000 nous convient>...




- 3) Nous n'avons plus qu'à cliquer sur le bouton connect

```


15:23:50 : ST-LINK SN : 004700433038510234333935
15:23:50 : ST-LINK Fw : V3J2M1
15:23:50 : Voltage : 3.30V
15:23:50 : SWD freq : 24000 KHz
15:23:50 : Connect mode: Normal
15:23:50 : Reset mode : Software reset
15:23:50 : Device ID : 0x450
15:23:51 : UPLOADING OPTION BYTES DATA ...
15:23:51 : Bank : 0x00
15:23:51 : Address : 0x5200201c
15:23:51 : Size : 308 Bytes
15:23:51 : UPLOADING ...
15:23:51 : Size : 1024 Bytes
15:23:51 : Address : 0x8000000
15:23:51 : Read progress:
15:23:51 : Data read successfully
15:23:51 : Time elapsed during the read operation is: 00:00:00.002

```


- 4) On lit le maximum de ce qu'on peut lire :



- 5) Si l'on met plus que 0x100000, on obtient un message d'erreur indiquant qu'on ne peut pas lire plus d'1MB.




6) On regarde jusqu'où il a des données écrites dans la mémoire :




7) Ici on voit qu'au delà de 0x802c930F, il n'y a plus rien d'écrit.



8) On va relire jusqu'à cette limite en indiquant la taille souhaitée, ici  $0x2C930F+1 = 0x2C93F+1=0x2C940$



9) Nous allons sauvegarder tout ceci dans un fichier .hex : bouton droit sur l'onglet « Device memory » puis « Save As » puis l'on choisit un endroit et un nom de fichier ad'hoc



10) Maintenant, on en profite pour regarder quels sont les paramètres en cliquant sur le bouton « OB » = Option Byte



▼ BOR Level		
Name	Value	Description
BOR_LEV	0	These bits reflects the power level that generates a system reset Refer to device datasheet for the values of VBORx VDD reset thresholds. 0 : reset level is set to VBOR0 1 : reset level is set to VBOR1 2 : reset level is set to VBOR2 3 : reset level is set to VBOR3

▼ User Configuration		
Name	Value	Description
IWDG1_SW	<input checked="" type="checkbox"/>	Unchecked : Independent watchdog is controlled by hardware Checked : Independent watchdog is controlled by software
IWDG2_SW	<input checked="" type="checkbox"/>	Unchecked : Independent watchdog is controlled by hardware Checked : Independent watchdog is controlled by software
NRST_STOP_D1	<input checked="" type="checkbox"/>	Unchecked : STOP mode on Domain 1 is entering with reset Checked : STOP mode on Domain 1 is entering without reset
NRST_STBY_D1	<input checked="" type="checkbox"/>	Unchecked : STANDBY mode on Domain 1 is entering with reset Checked : STANDBY mode on Domain 1 is entering without reset
FZ_IWDG_STOP	<input checked="" type="checkbox"/>	Unchecked : Independent watchdog is freed in STOP mode Checked : Independent watchdog is running in STOP mode
FZ_IWDG_SDBY	<input checked="" type="checkbox"/>	Unchecked : Independent watchdog is freed in STANDBY mode Checked : Independent watchdog is running in STANDBY mode
SECURITY	<input type="checkbox"/>	Unchecked : Security feature disabled Checked : Security feature enabled
BCM4	<input checked="" type="checkbox"/>	Unchecked : CM4 boot disabled Checked : CM4 boot enabled
BCM7	<input checked="" type="checkbox"/>	Unchecked : CM7 boot disabled Checked : CM7 boot enabled
NRST_STOP_D2	<input checked="" type="checkbox"/>	Unchecked : STOP mode on Domain 2 is entering with reset Checked : STOP mode on Domain 2 is entering without reset
NRST_STBY_D2	<input checked="" type="checkbox"/>	Unchecked : STANDBY mode on Domain 2 is entering with reset Checked : STANDBY mode on Domain 2 is entering without reset
SWAP_BANK	<input type="checkbox"/>	Unchecked : after boot loading, no swap for user sectors Checked : after boot loading, user sectors swapped

▼ Boot address Option Bytes			
Name	Value		Description
BOOT_CM7_ADD0	Value <input type="text" value="0x800"/>	Address <input type="text" value="0x8000000"/>	Define the boot address for Cortex-M7 when BOOT0=0
BOOT_CM7_ADD1	Value <input type="text" value="0x1f0"/>	Address <input type="text" value="0x1ff00000"/>	Define the boot address for Cortex-M7 when BOOT0=1
BOOT_CM4_ADD0	Value <input type="text" value="0x810"/>	Address <input type="text" value="0x8100000"/>	Define the boot address for Cortex-M4 when BOOT0=0
BOOT_CM4_ADD1	Value <input type="text" value="0x1000"/>	Address <input type="text" value="0x10000000"/>	Define the boot address for Cortex-M4 when BOOT0=1

▼ PCROP Protection			
Name	Value		Description
PROT_AREA_START1	Value <input type="text" value="0xff"/>	Address <input type="text" value="0x800ff00"/>	Flash Bank 1 PCROP start address
PROT_AREA_END1	Value <input type="text" value="0x0"/>	Address <input type="text" value="0x80000ff"/>	Flash Bank 1 PCROP End address (excluded) Deactivation of PCROP can be done by enabling DMEP1 bit and changing RDP from level 1 to level 0 while putting
DMEP1	<input type="checkbox"/>		Unchecked : Flash Bank 1 PCROP zone is kept when RDP level regression (change from level 1 to 0) occurs Checked : Flash Bank 1 PCROP zone is erased when RDP level regression (change from level 1 to 0) occurs
PROT_AREA_START2	Value <input type="text" value="0xff"/>	Address <input type="text" value="0x810ff00"/>	Flash Bank 2 PCROP start address
PROT_AREA_END2	Value <input type="text" value="0x0"/>	Address <input type="text" value="0x81000ff"/>	Flash Bank 2 PCROP End address Deactivation of PCROP can be done by enabling DMEP2 bit and changing RDP from level 1 to level 0 while putting
DMEP2	<input type="checkbox"/>		Unchecked : Flash Bank 2 PCROP zone is kept when RDP level regression (change from level 1 to 0) occurs Checked : Flash Bank 2 PCROP zone is erased when RDP level regression (change from level 1 to 0) occurs

▼ Secure Protection			
Name	Value		Description
SEC_AREA_START1	Value <input type="text" value="0xff"/>	Address <input type="text" value="0x800ff00"/>	Flash Bank 1 secure area start address
SEC_AREA_END1	Value <input type="text" value="0x0"/>	Address <input type="text" value="0x80000ff"/>	Flash Bank 1 secure area end address If this address is equal to SEC_AREA_START1, the whole bank 1 is secure protected.If this address is lower than SEC
DMES1	<input type="checkbox"/>		Unchecked : Flash Bank 1 secure area is kept when RDP level regression (change from level 1 to 0) occurs Checked : Flash Bank 1 secure area is erased when RDP level regression (change from level 1 to 0) occurs
SEC_AREA_START2	Value <input type="text" value="0xff"/>	Address <input type="text" value="0x810ff00"/>	Flash Bank 2 secure area start address
SEC_AREA_END2	Value <input type="text" value="0x0"/>	Address <input type="text" value="0x81000ff"/>	Flash Bank 2 secure area end address If this address is equal to SEC_AREA_START2, the whole bank 2 is secure protected.If this address is lower than SEC
DMES2	<input type="checkbox"/>		Unchecked : Flash Bank 2 secure area is kept when RDP level regression (change from level 1 to 0) occurs Checked : Flash Bank 2 secure area is erased when RDP level regression (change from level 1 to 0) occurs

▼ DTCM RAM Protection		
Name	Value	Description
ST_RAM_SIZE	0	0 : 2 KB 1 : 4 KB 2 : 8 KB 3 : 16 KB

Protection		
Name	Value	
nWRP0	<input checked="" type="checkbox"/>	Unchecked : Write protection active on this sector Checked : Write protection not active on this sector
nWRP1	<input checked="" type="checkbox"/>	Unchecked : Write protection active on this sector Checked : Write protection not active on this sector
nWRP2	<input checked="" type="checkbox"/>	Unchecked : Write protection active on this sector Checked : Write protection not active on this sector
nWRP3	<input checked="" type="checkbox"/>	Unchecked : Write protection active on this sector Checked : Write protection not active on this sector
nWRP4	<input checked="" type="checkbox"/>	Unchecked : Write protection active on this sector Checked : Write protection not active on this sector
nWRP5	<input checked="" type="checkbox"/>	Unchecked : Write protection active on this sector Checked : Write protection not active on this sector
nWRP6	<input checked="" type="checkbox"/>	Unchecked : Write protection active on this sector Checked : Write protection not active on this sector
nWRP7	<input checked="" type="checkbox"/>	Unchecked : Write protection active on this sector Checked : Write protection not active on this sector
nWRP8	<input checked="" type="checkbox"/>	Unchecked : Write protection active on this sector Checked : Write protection not active on this sector
nWRP9	<input checked="" type="checkbox"/>	Unchecked : Write protection active on this sector Checked : Write protection not active on this sector
nWRP10	<input checked="" type="checkbox"/>	Unchecked : Write protection active on this sector Checked : Write protection not active on this sector
nWRP11	<input checked="" type="checkbox"/>	Unchecked : Write protection active on this sector Checked : Write protection not active on this sector
nWRP12	<input checked="" type="checkbox"/>	Unchecked : Write protection active on this sector Checked : Write protection not active on this sector
nWRP13	<input checked="" type="checkbox"/>	Unchecked : Write protection active on this sector Checked : Write protection not active on this sector
nWRP14	<input checked="" type="checkbox"/>	Unchecked : Write protection active on this sector Checked : Write protection not active on this sector
nWRP15	<input checked="" type="checkbox"/>	Unchecked : Write protection active on this sector Checked : Write protection not active on this sector